Design of Integrated Current Reference Circuits for a 180-nanometer BICMOS Silicon Process by Megee, Timothy Max
University of Arkansas, Fayetteville
ScholarWorks@UARK
Electrical Engineering Undergraduate Honors
Theses Electrical Engineering
5-2015
Design of Integrated Current Reference Circuits for
a 180-nanometer BICMOS Silicon Process
Timothy Max Megee
University of Arkansas, Fayetteville
Follow this and additional works at: http://scholarworks.uark.edu/eleguht
This Thesis is brought to you for free and open access by the Electrical Engineering at ScholarWorks@UARK. It has been accepted for inclusion in
Electrical Engineering Undergraduate Honors Theses by an authorized administrator of ScholarWorks@UARK. For more information, please contact
scholar@uark.edu.
Recommended Citation
Megee, Timothy Max, "Design of Integrated Current Reference Circuits for a 180-nanometer BICMOS Silicon Process" (2015).
Electrical Engineering Undergraduate Honors Theses. 36.
http://scholarworks.uark.edu/eleguht/36
  
 
 
 
 
 
 
 
 
 
 
DESIGN OF INTEGRATED CURRENT REFERENCE CIRCUITS FOR A 180-
NANOMETER BICMOS SILICON PROCESS 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
An Undergraduate Honors College Thesis 
in the 
 
 
             
College of Engineering 
University of Arkansas 
Fayetteville, AR 
 
by 
 
 
 
 
 
 
 
 
 
This thesis is approved. 
Thesis Advisor: 
 
 
Thesis Committee: 
 ABSTRACT 
 The goal of this thesis is to provide design analysis, simulation results, and physical 
layout structure for three current references that are to be physically fabricated in a 180-
nanometer BICMOS silicon process.  The report briefly discusses the need for voltage and 
current references in analog circuit applications, before zooming in to examine three topologies 
being tailored to the needs of an integrated solar micro-inverter system.  These topologies are: 
proportional to absolute temperature (PTAT), complementary to absolute temperature (CTAT), 
and constant across temperature (Constant) bias circuits.  First, each topology is designed 
schematically to meet the needs of the micro-inverter system.  Those schematics are then taken 
in turn through simulations in Cadence Virtuoso.  These simulations return successful results 
showing functionality throughout temperature and power supply variation, as well as system 
startup.  Finally, the circuits are laid out in Virtuoso’s layout package, utilizing common-centroid 
layout schemes and process parasitic simulations.  The circuits are fully prepared for fabrication. 
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 1 
I. INTRODUCTION 
!
A. Problem: Integrated Circuit Solar Micro-inverter 
 Many electronic circuits and devices, from individual transistors to operational 
amplifiers, rely upon a DC operating point in order to function properly.  This operating point is 
often established and maintained through the use of a reference circuit.  Such reference circuits 
provide either a voltage profile, a current profile, or both that fulfill the requirements of the other 
circuit or device.  Such manipulation of voltage and current profiles for references in other 
circuits is called DC biasing.  DC biasing is an important component to both individual block 
design, and system level design within integrated circuits, since it contributes to the overall 
power consumption of the system.   
 The system being examined in this thesis is an integrated micro-inverter.  Three main 
circuit blocks make up the micro-inverter: Power Supply, Gate Driver, and Mixed Signal.  
Within these blocks, many individual circuits depend upon proper current biasing.   
 
B. Thesis Statement 
 The goal of this applied project is to design robust current reference circuits for a 180-
nanometer Dongbu BiCMOS process in silicon.  Three current-temperature profiles are designed 
in order to provide proper current biasing to other blocks within a multi-chip integrated solar 
micro-inverter system.  These reference circuits are simulated using Cadence Virtuoso design 
tools.  Experimental results will be aquired at a later date.   
 
 2 
C. Organization of Thesis 
 Five headings divide the body of this thesis report.  First, the Introduction provides the 
project definition and thesis statement.  Second, the Schematic Design section identifies the 
circuit topologies and their designs in order to meet project’s goal.  Next, the paragraphs under 
the Circuit Simulations heading describe the schematic simulation results of the reference 
topologies.  The penultimate heading, Cadence Layout and Parasitic Simulations, gives similar 
simulation procedures and results for the physical layout stage of the project.  Finally, the 
Conclusion section summarizes the thesis report and highlights the future work needed to bring 
the project to full completion.   
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II. SCHEMATIC DESIGN 
 The following section provides the design theory behind the three types of current 
references designed.  First, the circuit specifications are given.  Next, each topology providing a 
unique current reference profile is discussed in its basic form.  Finally, practical additions to the 
basic topologies that are tailored to the needs of the project are discussed.   
A. Circuit Specifications 
 Each current reference is designed to output less than 50 µA.  This specification exists in 
order to limit power consumption, and a small current can later be mirrored to other blocks in the 
system.  Furthermore, the Constant current reference must not fluctuate by more than 2% across 
a supply voltage variation of ±10%.  This is the target PSRR range for the other topologies as 
well.   
B. Circuit Topologies 
 Two circuit topologies are employed to meet the current biasing requirements of the 
system.  Each topology offers a unique current profile for use as reference.  These profiles are: 
proportional to absolute temperature (PTAT), complementary to absolute temperature (CTAT).  
These two topologies are then combined for the constant to temperature current reference.  All 
current references are designed to operate functionally across temperatures from -40° to 125 °C.  
Also, each reference should ideally output less than 20 to 30 µA of current before being mirrored 
to other blocks in the micro-inverter system.  Finally, the topologies being presented in this 
thesis report are non-isolated: they require no isolation layer in silicon.   
 
 
 4 
!
Figure 1: Basic PTAT Cell 
1. Proportional to Absolute Temperature (PTAT) 
 Figure 1 shows the basic PTAT cell.  As shown, the PTAT output results from a 
difference of base-emitter voltages in two Bipolar Junction Transistors (BJTs).  The following 
analysis of the basic PTAT cell is cited from Rincon-Mora’s text on Voltage References 
(Rincon-Mora, 2001).  Applying Kirchhoff’s Voltage law to Q1, Q2, and resistor R of Figure 1,  
122 BEBEC VVRI =+       (1) 
The base-emitter voltage of any BJT follows a logarithmic relationship, as seen in Equation 2: 
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where VT is the thermal voltage and Js is a BJT P-N junction constant.  Substituting for VBE in 
Equation 1 gives, 
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where x and Ax are the areas of Q1 and Q2, respectively.  Since the two BJTs are connected with 
the MOSFETs as a current mirror, then Equation 3 subsequently yields, 
PTAT
BE I
R
V
A
qR
kT
≡
Δ
=)ln( ,    (4) 
where k and q are fundamental constants, and T is absolute temperature in Kelvin.  Thus, the 
output current is shown to be directly and linearly proportional to absolute temperature. 
2. Complementary to Absolute Temperature (CTAT) 
 The basic CTAT cell being used for the project is shown in Figure 2.  Once again, 
Rincon-Mora states, “The output current (ICTAT) is described as  
CTAT
BE
out IR
VI ≡= ,     (5) 
where VBE is the base-emitter (diode) voltage across transistor qn.  Sink current Ix can be 
designed to be any value as long as it is greater in magnitude than ICTAT throughout the whole 
operating temperature range” [2].  Thus the CTAT cell provides current that is indirectly and 
linearly proportional to absolute temperature. 
 For the references used in the project, Ix is a PTAT cell.  It provides proper biasing to the 
CTAT reference.  This further illustrates the need for DC biasing in electronic circuits.  In this 
case, one reference circuit is used to provide DC biasing to another reference circuit.   
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!
Figure 2: Basic CTAT Cell 
!
!
Figure 3: Basic Constant Cell 
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3. Constant Current Reference 
The constant current reference, in this application, is constructed simply by adding the PTAT and 
CTAT branch currents together.  Schematic level simulations are done to find a proper balance 
between the branch currents.  Figure 3 on the previous page displays the basic Constant reference 
cell.   
 
C. Additions to Basic Cells 
Three major additions to the basic cells are described below.  Each addition addresses common 
system level issues with the reference circuits.  Since the basic PTAT cell is used throughout all 
three topologies, each addition is made solely to the PTAT cell.  Each subsequent topology is 
then affected by the presence of the update PTAT reference. 
1. Startup 
 The first system level issue with reference circuits is startup.  The differential equations 
governing the operation of the PTAT cell have two particular solutions, one of which is zero.  As 
Rancon-Mora states, “The current generators […] have an additional stable operating point, 
which is when IPTAT is zero.  A startup circuit (not shown) is required to prevent them from 
settling in this undesired state” [2].  Without this circuit, the PTAT reference can simply settle 
into this zero state when the system is first powered up.   
 The startup circuit implemented for this project adds MOSFETs to draw a small amount 
of current constantly off of the collector of Q1.  Thus the circuit is never allowed to operate in a 
zero state.   
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2. Power Supply Rejection Ratio (PSRR) 
 The second system level issue involves PSRR.  Generally, the basic cells described above 
possess low PSRR, and therefore their outputs overly fluctuate with a small change in VDD.  
Since these reference circuits are to be the baseline for other blocks of the system, they need to 
be less susceptible to changes in power supply.  In order to mitigate this issue, a differential 
amplifier was added to the PTAT basic cell.  This diff-amp provides voltage bias to the mirrors 
of the base voltage of the BJTs, and significantly increases the PSRR of each reference circuit.   
3. Power Consumption 
 Power consumption is always an issue in integrated circuits.  Current and thus power 
consumption is kept below 50 µA per reference to meet the power consumption requirements of 
the power supply and regulators on chip.  An additional branch of cascoded MOSFETs and 
series resistors is added draw current away from the reference and reduce the overall power 
consumption of the unit.   
 The final schematic for the PTAT is shown in Figure 4.  The branch for the diff-amp, the 
diff-amp for PSRR, and the startup branch are shown from right to left across the figure.  The 
basic cell and two mirrored outputs are displayed on the far right.   
4. Putting It All Together 
 Aside from the system level additions, some practical changes are also made to the basic 
cell.  As shown in Figure 4 below, each current mirror is a cascode current mirror.  This 
increases the output resistance of each mirror, and contributes somewhat to the PSRR [1].  Since 
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the voltage supply is 5 V, there exists enough room in the circuit for the reduction in voltage 
swing brought by the cascode mirrors.   
 Second, each reference current is produced from a voltage across a resistor.  This resistor 
is ideally temperature independent.   This task can be difficult to accomplish with real process 
resistors, however.  In order to tackle this issue, two process resistors were matched for their 
temperature coefficients in such a way that their series combination would produce an 
equivalent, nearly temperature independent resistor.  Therefore, Figure 4 shows two matched 
process resistors in place of the one resistor for the basic PTAT cell.   
 Schematic design for the project is complete.  The following section describes the 
simulation process in Cadence Virtuoso and its results. 
 
 
 
Figure 4: PTAT Non-Isolated Schematic  
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III. CIRCUIT SIMULATIONS  
 Each circuit schematic described above is taken in turn through cadence simulations.  
Each is subjected to a temperature sweep from -39° to 125 °C.  Each circuit is also tested for 
PSRR by sweeping the power supply across a ±10% range (from 4.5 V to 5.5 V). Finally, startup 
simulation results are included for the PTAT and CTAT topologies.   
 Although the Dongbu 180 nm allows for isolated devices and circuits, the circuits 
describes here use an npn transistor that cannot be used in an isolated well.  Hence these circuits 
must be built on the silicon substrate and cannot be isolated for higher voltage applications. 
A. PTAT Non-isolated  
 Figure 4 from the previous section displays the final virtuoso schematic for the non-
isolated PTAT generator.  This circuit mirrors its output to provide two output currents.  Figure 5 
delivers simulation results for this circuit for DC response across operating temperature (-39° to 
125 °C).  As shown, each output branch supplies a current profile that is linearly and directly 
proportional to temperature.  One output produces 13.6 µA of current at 25 °C, and the other 
output produces 5 µA of current at 25 °C.  
 Each current-temperature curve exhibits an R2 value greater than .999.  Also, currents 
produced at the extremes (-39° and 125° C) differ by less than 1% from currents predicted by an 
extrapolated linear regression generated from normal operating temperatures.   
 As shown in Figure 6, a PSRR simulation of the non-isolated PTAT generator results in a 
robust response for both outputs.   Across temperature, the reference circuit’s maximum PSRR is 
2.9% for both outputs.  
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!
Figure 5: PTAT Non-Isolated Temperature Sweep 
!
!
Figure 6: PTAT Non-Isolated VDD Sweep 
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!
Figure 7: PTAT Non-Isolated Startup 
The final simulation for startup is shown in Figure 7.  It indicates successful startup for 
the PTAT non-isolated reference.   
!
B. CTAT Non-isolated 
 The CTAT schematic designed as a non-isolated reference is shown in Figure 8.  Figure 9 
and Figure 10 give the DC simulation results. The temperature sweep indicates that the reference 
circuit functions properly.  It adequately provides an inversely linear relationship between 
current and temperature, with a room temperature (25 °C) output of 7.5 µA.  After analysis of the 
simulation results, the circuit’s current-temperature curve possesses an R2 value of 0.998, and it 
has a maximum error of 2.5% at temperature extremes when compared against extrapolated 
regression.   
 13 
The VDD sweep also contributes robust results.  The maximum change in output current 
over a 20% supply voltage swing is 1.9%.  Finally, the startup simulation, shown in Figure 11, 
indicates a successful steady station condition for the CTAT reference. 
 
 
 
 
 
 
!
Figure 8: CTAT Non-Isolated Schematic 
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!
Figure 9: CTAT Non-Isolated Temperature Sweep 
 
!
Figure 10: CTAT Non-Isolated VDD Sweep 
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!
Figure 11: CTAT Non-Isolated Startup 
C. Constant Non-isolated 
 The constant current reference shown in Figure 12 is the last schematic needed for the 
system’s requirements.  As shown, the reference circuit supplies constant current via 
combination of PTAT and CTAT currents.  A mirroring stage, designed by Ashfaqur Rahman, is 
added between PTAT and CTAT blocks to correctly bias the CTAT block and to output extra 
PTAT currents as needed.  The constant output is simply the addition of PTAT and CTAT output 
branches.   
 Figure 13 displays the temperature sweep results for the non-isolated constant current 
reference.  Across the entire temperature range, the reference varies its output current by only 
0.44 µA.  This is less than ±2% variation.  
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!
Figure 12: Constant Non-Isolated Schematic 
 
 
!
Figure 13: Constant Non-Isolated Temperature Sweep 
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!
Figure 14: Constant Non-Isolated VDD Sweep 
 The power supply sweep in Figure 14 also returns positive results for the constant current 
reference.  At -10% supply voltage, or 4.5 V, the output only drops at the lowest by 0.6%.  At the 
+10%, or 5.5 V, the output only rises by 0.7%.   
 The simulation results show that the PTAT and CTAT current reference circuits slightly 
missed their target of less than 2% variation across VDD sweep.  However, when they are 
combined into the Constant reference, the specification is met perfectly.  All current references 
also operate at currents less than 50 µA, meeting the power consumption spec.   
 
 
  
 18 
IV. CADENCE LAYOUT AND PARASITIC SIMULATIONS 
 The following section provides the cadence layout results for the current references.  
First, it describes the layout process, including some layout design considerations as well as 
simulations and checks run on each reference topology.  Then, it gives the final layout for each 
circuit that is sent to fabrication.  As stated earlier in the introductory section, this is the most 
recent stage of the project, and physical testing is to be provided at a later date. 
 
A. Design Considerations for Layout 
 Layout of integrated circuits is a process usually constrained by space, speed, and power.  
For the reference circuits under scrutiny, the speed of the circuit becomes a nonissue as long as 
steady state is reach.  The space constraint of the entire project is also quite generous, so latitude 
is available in the layout to allow extra space for the circuit to perform well at the desired power 
level.  Thus the layouts are designed with extra wire width and extra vias throughout the layout.   
 Second, in order to increase the matching of the mirroring transistors, and to decrease the 
process variation in their fabrication, common-centroid layout is implemented for the cascode 
current mirrors and the diff-amps.  Common-centroid layout uses inter-digitation of MOS fingers 
and array symmetry of devices in order to minimize the space between the centroids of the 
matched devices [3].  In this way, the reference circuits are built in Cadence using two layers of 
metal for interconnecting wires. 
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B. Layout Checks and Simulations 
 Four process checks and simulations are run on a typical layout in Cadence.  First, a 
design rule check (DRC) is run.  This check compares the layout against the design rules for the 
Dongbu fabrication process.  If any rules or recommendations are broken, the DRC returns an 
error or a warning, respectively, and highlights the mistake in the layout.  Figure 15 below shows 
a return report from a DRC for the PTAT non-isolated reference.   
 Second, a layout-versus-schematic (LVS) comparison is run.  This check simply 
compares and contrasts what is built in the schematic window to what is built in the layout 
window.  It checks wire connections, labels, external pins, and device sizes to make sure that the 
physical fabrication will return the desired circuit.  Again, this check returns a report.  An 
example of a successful LVS report is shown in Figure 16 on the next page.   
 Third, a parasitic extraction (PEX) simulation is run.  PEX takes a look at the parasitics 
intrinsic to any physical layout, and then adds these extra parameters to the schematic 
simulations previously completed, and runs them again.  The layouts used in this project are 
subjected to a PEX including parasitic resistances and capacitances.  Parasitic inductance is 
ignored for now.  An example of a successful PEX report for the PTAT is included in Figure 17.  
 All reference layouts possess successful DRC, LVS, PEX, and corner simulations.  The 
next subsection provides the final layouts for the project. 
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!
Figure 15: DRC Example For PTAT 
 
!
Figure 16: LVS Example For PTAT 
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!
Figure 17: PEX Example for PTAT 
!
!
Figure 18: PTAT Non-Isolated Layout 
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C. Final Cadence Layouts 
 Figures 18-20 give the final layouts for the PTAT, CTAT, and Constant current 
references.  As can be seen the BJTs take up the most space in each circuit.  Each current mirror 
and differential amplifier is compiled using common-centroid layout as described above.  Having 
thoroughly examined the schematics and their simulations, the final step before fabrication is 
complete for this block of the micro-inverter chip. 
 
!
Figure 19: CTAT Non-Isolated Layout 
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!
Figure 20: Constant Non-Isolated Layout  
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V. CONCLUSION 
 The current references presented in this thesis are fully developed from design to 
schematic to layout.  In the design stage, the basic circuit cells have been described, along with 
their practical adaptations and additions to conform to the requirements of the micro-inverter 
system.  At the simulation stage, these schematics were analyzed for functionality across 
temperature, power supply, and system startup.  Finally, in the circuit layout phase, the physical 
images of the circuits took shape through common-centroid layout and parasitic simulations.  
Thus, the goals of this thesis project have been successfully met.  The designs are shown to meet 
specifications through post-layout simulations.  The final stage for these current references is 
fabrication in a 180-nanometer silicon process.  At the date of submission of this thesis, 
fabrication has been accomplished, but time constraints disallowed the inclusion of experimental 
test data into the thesis report.   
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VII. APPENDIX B: SIMULATED TABULAR DATA 
 
Table 1: PTAT Raw Temperature Sweep Data 
temp (°C) R0:1 (µA) R1:1 (µA) 
(((µA) 
 temp (°C) R0:1 (µA) R1:1 (µA) 
-39 3.78 10.3  45 5.41 14.6 
-35 3.86 10.5  49 5.48 14.8 
-31 3.95 10.7  53 5.55 15.0 
-27 4.03 10.9  57 5.63 15.2 
-23 4.11 11.1  61 5.70 15.4 
-19 4.19 11.4  65 5.77 15.6 
-15 4.27 11.6  69 5.84 15.8 
-11 4.35 11.8  73 5.92 16.0 
-7 4.42 12.0  77 5.99 16.2 
-3 4.50 12.2  81 6.06 16.4 
1 4.58 12.4  85 6.13 16.5 
5 4.66 12.6  89 6.20 16.7 
9 4.73 12.8  93 6.27 16.9 
13 4.81 13.0  97 6.34 17.1 
17 4.89 13.2  101 6.41 17.3 
21 4.96 13.4  105 6.48 17.5 
25 5.04 13.6  109 6.55 17.7 
29 5.11 13.8  113 6.61 17.8 
33 5.19 14.0  117 6.68 18.0 
37 5.26 14.2  121 6.75 18.2 
41 5.33 14.4  124 6.80 18.3 
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Table 2: CTAT Raw Temperature Sweep Data 
temp (°C) R1:1 (µA)  temp (°C) R1:1 (µA) 
-39 8.69  45 7.14 
-35 8.64  49 7.05 
-31 8.58  53 6.97 
-27 8.52  57 6.88 
-23 8.46  61 6.79 
-19 8.39  65 6.71 
-15 8.32  69 6.62 
-11 8.25  73 6.53 
-7 8.18  77 6.45 
-3 8.10  81 6.36 
1 8.03  85 6.27 
5 7.95  89 6.18 
9 7.87  93 6.09 
13 7.80  97 6.00 
17 7.72  101 5.91 
21 7.63  105 5.82 
25 7.55  109 5.73 
29 7.47  113 5.64 
33 7.39  117 5.55 
37 7.31  121 5.46 
41 7.22  124 5.40 
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Table 3: Constant Raw Temperature Sweep Data 
temp (°C) I0:1 (µA)  temp (°C) I0:1 (µA) 
-39 -12.4  45 -12.5 
-35 -12.4  49 -12.4 
-31 -12.4  53 -12.4 
-27 -12.5  57 -12.4 
-23 -12.5  61 -12.4 
-19 -12.5  65 -12.4 
-15 -12.5  69 -12.4 
-11 -12.5  73 -12.4 
-7 -12.5  77 -12.3 
-3 -12.5  81 -12.3 
1 -12.5  85 -12.3 
5 -12.5  89 -12.3 
9 -12.5  93 -12.3 
13 -12.5  97 -12.2 
17 -12.5  101 -12.2 
21 -12.5  105 -12.2 
25 -12.5  109 -12.2 
29 -12.5  113 -12.2 
33 -12.5  117 -12.1 
37 -12.5  121 -12.1 
41 -12.5  125 -12.1 
 
 
 
